Introduction
Low-temperature polycrystalline silicon thin-film transistors (LTPS-TFTs) have attracted considerable interest for their use in active-matrix liquid crystal displays (AMLCD). For commercial manufacturing, Ni-metal-induced crystallization (MIC) is optimum technology of LTPS due to low cost, large area, low temperature (~500 ) and short time for crystallization (0.5 -5 h). However, Ni and NiSi 2 residues are easy to increase the leakage current and shift the threshold voltage [1] - [2] . Recently, several studies have demonstrated the reducing of Ni contamination; however, the on current of poly-Si films decreased [3] .
In this study, a chemical oxide layer was used to avoid excess of Ni atoms into a-Si layer during MIC process. The manufacture processes were very simple and without extra thermal annealing.
Experimental
N-type self-alignment poly-Si TFTs were investigated in this study. A 100-nm-thick undoped α-Si layer was deposited onto a 500-nm-thick oxide-coated Si wafer by low pressure chemical vapor deposition (LPCVD) system. The 5-nm-thick cap oxide layer was formed by a simple chemical method [4] . A 5-nm-thick Ni film was then deposited and subsequently annealed at 500°C for 6 h in N 2 to form poly-Si films. To reduce the Ni contamination, the remained Ni film and chemical oxide layer were then removed by wet etching. The islands of poly-Si regions were defined by Reactive ion etching (RIE). Next, a 100-nm-thick gate insulator was deposited by PECVD. Then a 100-nm-thick poly-Si film was deposited as the gate electrode by LPCVD. After defining the gate, self-aligned 30 keV phosphorous ions were implanted at a dose of 5 × 10 15 cm -2 to form the source/drain and gate. Dopant activation was performed at 600°C in N 2 ambient for 12 h. It is worthy to note that manufacture processes were very simple and without extra thermal annealing. This method is very compatible with MIC processes. It just added a simple step that a-Si coated sample was immersed in chemical solution for a short time before depositing the Ni film. Figure 1 displays the silicide etching holes after MIC. Note that silicide-etching solutions only remove the Ni silicide not the α-Si. These holes were residues of the Ni silicides that had been etched away by a silicide-etching solution. As shown in Fig. 1 , Ni concentration of poly-Si film with chemical oxide layer was much less than that of conventional MIC poly-Si film. Figure 2 shows the I D -V G transfer characteristics at a drain bias of 5 V for 10 × 10 μm 2 devices. The measured and extracted key device parameters are summarized in Table I Fig. 1 . It is known that Ni-related defects might degrade electric performance because the trap states introduced include dangling bonds and strain bonds [5] . Chemical oxide layer reduced content of Ni into channel layer during MIC annealing process to decrease Ni-related defects. Therefore, the carrier mobility increases due to lower impurity scattering of Ni-related defects.
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